PATENT ABSTRACTS OF JAPAN

(11)Publication number:

07-319950

(43)Date of publication of application: 08.12.1995

(51)Int.Cl.

G06F 17/50 G06F 11/22

(21)Application number : 06-116790

(71)Applicant : HITACHI LTD

(22)Date of filing:

30.05.1994


(72)Inventor: SATO MASAYUKI

YAMADA YASUSHI

(54) TEST SYSTEM

(57) Abstract:

PURPOSE: To improve the efficiency of debugging work and to shorten the development period of a circuit device by converting test program description for a virtual tester for simulating an operation test of a virtual circuit into test program description for a real tester. CONSTITUTION: Real testers 1A to 1C respectively execute the operation tests of a real circuit 102 based upon respective test programs 2A to 2C describing test contents. A virtual tester 1X simulates an operation test of a virtual circuit 103 expressed like software by a network list or the like based upon a test program 2X and a program preparation supporting device 3X supports the preparation and correction of the test program 2X. A program conversion device 5 converts the description of the test programs 2A to 2C for the testers 1A to 1C. Consequently the debugging of the test



programs 2A to 2C can separately be executed from that of the circuit device and trial-and-error elements can be reduced.

LEGAL STATUS

[Date of request for examination]

18.05.2001

[Date of sending the examiner's decision of rejection] 02.11.2004

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office